System-level UCIe IP for early architecture analysis of 3D Chiplet Design and Packaging - Design and Reuse

System-level UCIe IP for early architecture analysis of 3D Chiplet Design and Packaging  Design and Reuse