Ventana bases data centre class CPU cores on RISC-V microarchitecture

At this week’s RISC-V Summit in San Jose, California, Balajii Baktha, founder and CEO of Ventana Micro Systems, used his keynote to introduce the Veyron V1 family of RISC-V processors, available as chiplets and IP. Veyron V1 provides single thread performance and targets data centres, automotive, 5G, AI and client applications. The single socket performance ...
The post Ventana bases data centre class CPU cores on RISC-V microarchitecture appeared first on Electronics Weekly.